



US007858425B2

(12) **United States Patent**
Sanders et al.

(10) **Patent No.:** **US 7,858,425 B2**
(45) **Date of Patent:** **Dec. 28, 2010**

(54) **MONOLITHIC NUCLEAR EVENT
DETECTOR AND METHOD OF
MANUFACTURE**

(76) Inventors: **Thomas J. Sanders**, 331 Seabreeze Dr.,
Indialantic, FL (US) 32901; **Nicolaas W.
Van Vonno**, 3859 Riverside Dr.,
Melbourne, FL (US) 32935; **Clyde
Combs**, 499 Cinnamon Dr., Satellite
Beach, FL (US) 32937; **Glenn T. Hess**,
620 Grant Ct., Satellite Beach, FL (US)
32937

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 357 days.

(21) Appl. No.: **12/154,212**

(22) Filed: **May 21, 2008**

(65) **Prior Publication Data**

US 2008/0290433 A1 Nov. 27, 2008

Related U.S. Application Data

(60) Provisional application No. 60/939,118, filed on May
21, 2007.

(51) **Int. Cl.** ³
H01L 21/782 (2006.01)

(52) **U.S. Cl.** **438/56**; 438/133; 257/E21.7;
257/E27.112

(58) **Field of Classification Search** 438/56,
438/133

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,281,811 A	10/1966	Cotterman et al.
4,219,804 A	8/1980	Weischedel
4,381,450 A	4/1983	Cappelli
4,609,520 A	9/1986	Kronenberg
4,687,622 A	8/1987	Longden

4,825,081 A *	4/1989	Wille et al.	250/551
5,010,321 A	4/1991	Larner et al.	
5,150,286 A	9/1992	Venditto, Jr. et al.	
5,391,931 A	2/1995	Larner	
5,672,918 A	9/1997	Kimbrough et al.	
5,786,975 A	7/1998	Duncan et al.	
5,811,809 A	9/1998	Smith et al.	

(Continued)

FOREIGN PATENT DOCUMENTS

JP 5-67729 * 3/1993

OTHER PUBLICATIONS

Thomasnet.com, Detector Provides Circumvention Against Nuclear
Blast, <http://news.thomasnet.com/fullstory/10792>, Dec. 28, 2007,
Thomas Publishing Company 2006.

(Continued)


Primary Examiner—A. Sefer

(74) *Attorney, Agent, or Firm*—Hayworth, Chaney & Thom.;
Stephen C. Thomas; Robert A. Lynch


(57) **ABSTRACT**

A PIN diode-based monolithic Nuclear Event Detector and
method of manufacturing same for use in detecting a desired
level of gamma radiation, in which a PIN diode is integrated
with signal processing circuitry, for example CMOS circuitry,
in a single thin-film Silicon On Insulator (SOI) chip.
The PIN diode is implemented in the p-substrate layer. The
signal processing circuitry is located in a thin semiconductor
layer and is in electrical communication with the PIN diode.
The PIN diode may be integrated with the signal processing
circuitry onto a single chip, or may be fabricated stand alone
using SOI methods according to the method of the invention.

10 Claims, 11 Drawing Sheets



ISOLATED SILICON ACTIVE LAYERS



INTEGRATED PIN DIODE